## ECSE324 : Computer Organization

## Computer Technology and Abstractions

## Textbook§Chapters 1 and 2

Christophe Dubach
Fall 2023

## Revision history:

Warren Gross - 2017
Christophe Dubach - W2020, F2020, F2021, F2022, F2023
Brett H. Meyer - W2021, W2022, W2023
Some material from Hamacher, Vranesic, Zaky, and Manjikian, Computer Organization and Embedded Systems, 6 th ed, 2012, McGraw Hill and Patterson and Hennessy, Computer Organization and Design, ARM Edition, Morgan Kaufmann, 2017, and notes by A. Moshovos

Timestamp: 2023/09/06 09:54:00

## Disclaimer

It is possible (and even likely) that I will (sometimes) make mistakes and give incorrect information during the live lectures. If you have any doubts, please check the textbook, or ask for clarification online.

## Introduction

## Introduction

A brief history of computer technology

Textbook§1.6, 1.7

## Mechanical Computers

Charles Babbage's Difference Engine, 1822
A mechanical special-purpose computer designed to calculate polynomials using numerical difference method.

- Number of parts:

25,000

- Cost: $£ 17,470$
$\cong$ CAD\$3M today
- Babbage never completed it
- A working version was finished in 1991
(London Science
 museum)


## The First Program(mer)

- Babbage saw his Difference Engine as a way to simplify the calculation of mathematical tables.
- Ada Lovelace saw its greater potential. In 1843, she wrote a program for it that calculates Bernoulli numbers.
- She didn't stop there, speculating about universal computation, and even artificial intelligence.


Ada Lovelace, 1815-1852
"We might even invent laws for series or formulæ in an arbitrary manner, and set the engine to work upon them, and thus deduce numerical results which we might not otherwise have thought of obtaining."

## Vacuum Tubes ( $\sim 1904-06$ )

Vacuum tubes act like an amplifier (make weak signals stronger) or a switch (start and stop flow of electricity, very quickly).

If you have a very fast and small switch, you can implement efficient logic gates.

source: www.engineering cam
They are power hungry and unreliable, however!

## First Generation Electrical Computers: 1940's

Vacuum tubes = enabling technology

- 1000x faster than mechanical computers
- Programming was done at the machine level in machine language or assembly language

Stored-program computers were a revolutionary concept and the basis for today's computers. Programs and data stored in the same memory!


EDSAC, 1949,
University of Cambridge, UK
https://youtu.be/2iPrFEC7Vhg?t=101

## Transistors: 1948



Thin Razor Cut Between E and C


Discrete transistors

First transistor, Bell Labs, 1948

Transistors replaced the large, fragile, power-hungry, and slower vacuum tubes.

## Second Generation (1950s), Transistor-based Computers

Soon after, the first high-level programming languages emerged: e.g., FORTRAN (John Backus).

This led to the first compilers, developed to translate high-level programs into assembly.


IBM 7070, 1958

## Integrated Circuits (IC)



The first integrated circuit was a phase shift oscillator. It was invented by Jack Kilby, at Texas Instruments (1958); he received a Nobel Prize in 2000.

## Third Generation (1960s): Integrated-circuits Computers

Many of today's ideas in computer organization first appeared with the first integrated-circuit computers:

- Parallelism
- Pipelining
- Cache and virtual memory

Operating systems allowed several programs to run on a single machine.


DEC PDP-8 (1965)

## Fourth Generation (1970s): Large Scale Integration

Large Scale Integration
Designing an entire CPU, or other circuit of similar scale, on a single chip.


Intel 4004 (1971)

- 1,000 logic gates
- 92,000 instructions per second
- 2,250 ( $\sim 10^{4}$ ) transistors


## Very Large Scale Integration (VLSI): 1980s

A major architectural step in microprocessors:

- 16- and 32-bit architectures

The 68000 was first implemented in 1979:

- 68,000 ( ~ 10 ${ }^{5}$ ) transistors
- $\sim 1$ MIPS (Millions of Instructions Per Second)

Used in:

- Apple Macintosh
- Sun, Silicon Graphics, and Apollo workstations


## Multicore Processors (2000s)



- The Power4 was the first commercial multicore processor
- It integrates two identical copies on the same substrate
-174M ( $\sim 10^{8}$ ) transistors!

IBM Power4 (2001)

If $\sim 10^{5}$ transistors is "VLSI," what is this?

## General-purpose Heterogeneous Processors (2010s)



Intel Sandybridge (2011)

- One of the first CPU + integrated GPU chips
- 1B (10 $\left.{ }^{9}\right)$ transistors


## Domain-specific Architectures (2020s)



Google TPU (2016)

- The TPU accelerates neural networks for machine learning applications
- It is a specialized computer optimized for 8-bit matrix multiplication


## Moore's Law



Moore's Law: single-chip transistor count doubles every two years*.
Moore's "Law" = Observation - and perhaps a self-fulfilling prophecy.

## Computer Organization = how to organize all these transistors

- Make efficient use of them (improving performance, or energy efficiency, or reliability).
- Do we design a machine that we can reuse for multiple problems?
$\Rightarrow$ programmable, general-purpose computers $\Rightarrow$ software
- Or, do we design a machine for a specific purpose?
$\Rightarrow$ application-specific hardware

We will focus on general-purpose computers in this course, but later courses explore a variety of ways computers are optimized.

## Historical Trends

42 Years of Microprocessor Trend Data


Original data up to the year 2010 collected and plotted by M. Horowitz, F. Labonte, O. Shacham, K. Olukotun, L. Hammond, and C. Batten New plot and data collected for 2010-2017 by K. Rupp

## How far have we come?



Cray-1 Supercomputer (1975)

- 80 MHz
- 250 MFLOPS $\left(10^{8}\right)$
- 115 KW
- \$8.86 Million


AMD Radeon RX 5600 (2020)

- 1560 MHz
- 6,390 GFLOPS (10 ${ }^{12}$ )
- 150 W
- \$300


## Introduction

## Classes of Computers

Textbook§1.1

## Notation

Bit vs. Byte $b=$ bit
$B=$ byte ( $=8$ bits $)$

| Term | Abbreviation | Approx. value | Actual value |
| :--- | :--- | :--- | :--- |
| byte | B | $10^{0}$ | $2^{0}$ |
| kilobyte | KB | $10^{3}$ | $2^{10}$ |
| megabyte | MB | $10^{6}$ | $2^{20}$ |
| gigabyte | GB | $10^{9}$ | $2^{30}$ |
| terabyte | TB | $10^{12}$ | $2^{40}$ |
| petabyte | PB | $10^{15}$ | $2^{50}$ |
| exabyte | EB | $10^{18}$ | $2^{60}$ |
| zettabyte | ZB | $10^{21}$ | $2^{70}$ |
| yottabyte | YB | $10^{24}$ | $2^{80}$ |

In practice, the "powers of two values" are used.
The exception is storage, e.g., $1 \mathrm{~TB}=10^{12}$ bytes $<2^{40}$ bytes.
In this course, we will use "powers of two values" for everything.

## Servers

- Servers are computers used for running large programs for multiple users, typically accessed only via a network.
- Price: \$5,000-\$2M



## Cloud Computing

- 10-100K of servers
- Housed in large data centers

source: By Hugganmeileren - Own work, CC BY-SA 3.0
CERN Data Center (2010)

source: Google Maps
Google Data Center, Pryor, Oklahoma


## Personal Computers (PC)

- Price range \$300 - \$4000
- Runs a large variety of different software applications

PC Example: Desktop

source By Veradnive - Own work, CC BY 4.0
IBM XT, 1983

CPU: Intel 8088 @ 4.77 MHz
Memory: 640 KB RAM


Source: Ey leremy Eanks - originally posted to Flickr as New Computers, CC By 2.0
Dell PC, 2007

CPU: Intel Core 2 Quad @ 3.33 GHz Memory: 8 GB RAM

## Personal Computers (PC)

## PC Example: Laptop



MacBook Air 2008

- CPU: Intel Core 2 Duo with 4 MB on-chip L2 cache @ 1.8 GHz
- Memory: 2 GB of 667 MHz DDR2 SDRAM
- Storage: 64 GB SSD
- Input/Output (I/O) devices: keyboard, touchpad, screen, mic, speakers, USB port, WiFi/Ethernet


## PMD: Personal Mobile Device

- Price: \$100 - \$1000
- All the elements of a computer are there: touchscreen, virtual keyboard, WiFi, processors, memory, storage
- The majority of these devices use ARM processors
$\Rightarrow$ energy-efficient processors (2 W)

source: By Cart Berkeley from Riverside California - iPhone First Generation sGBuploaded by Partyzan_XXI, CC By-5A 2.0
First iPhone, 2007

source: By matt buchanan -, CC By 20


## Embedded Computers

## A computer inside another device <br> Often referred to as an embedded system

- $98 \%$ of all processors are in embedded systems
- Users do not necessarily realize they are interacting with a computer
- E.g., there are 25-50 processors in a typical car
- Engine management
- Entertainment
- Safety systems (ABS, traction control, pedestrian detection)
- Telemetry (e.g., automatic roadside assistance)
- Input: sensors (e.g., accelerometer)
 output: mechanical control


## Internet of Things (IoT)

- Embedded systems
- Connected to other devices


50urce: thenewstack.ia
E.g., wearable devices


Arduino - Rasberry Pi IoT nodes

## Consumer Devices Market Penetration

## The next best thing

US consumer technology penetration rates, \%


Economist.com

Internally, all these computers are organized using the same concepts:

- Instruction Set Architecture
- System Software (assembler, compilers, operating system)
- I/O (Input/Output)
- Memory
- Processor


## Introduction

Under the Hood

## What's under the hood?


source: wwwifixitcom
iPad Air LTE Teardown

## Main Board ("Mother" Board)


source: wwwifixitcom

## iPad Air LTE board

- Apple A7 Processor - dual-core ARMv8-A processor
- Elpida 1 GB LPDDR3 SDRAM memory
- Toshiba 16 GB NAND Flash storage
- NXP LPC18A1 (Apple M7 Motion Co-Processor) ARM Cortex-M3 core

■ Dialog Power Management IC
■ USI 339S0213 Wi-Fi Module

## Processor

The processor is where all computations happen, where data is processed.

source https://wwi.flickr.con/photos/dcoetzee/8694597164/ [CD 1.0
RISC V prototype chip, 2013

## Components

- Processor die: a single piece of
semiconductor (silicon); does the work
- Processor package: plastic/ceramic housing with gold pin contacts; I/O, and heat removal


## Memory

Memory is where the program, and the data it processes, are temporarily stored.

source: UtenteSassospicca / CC BY-SA25
1 GB RAM module

Memory is often volatile: when power is off, the data is lost.

## Storage

Storage is where programs and data are stored for the long-term.

source: Evan-Amos / CC BY-SA 30
500GB WD hard disk drive (HDD)
$2.5-\mathrm{inch}(6 \mathrm{~cm} \times 1 \mathrm{~cm} \times 10 \mathrm{~cm})$
CAD $\$ 65$ (Aug. 2020)

source https://www.newegg.ca
512GB Samsung solid state drive (SSD)
( $22 \mathrm{~mm} \times 2 \mathrm{~mm} \times 80 \mathrm{~mm}$ )
CAD \$240 (Aug. 2020)

An SSD is also referred to as non-volatile memory (NVM).

## I/O Devices

I/O is used to exchange data with humans or other machines.


Computer keyboard

source: https://warw.dell.ca
Computer screen

What are other examples of common I/O devices?

## Basic Abstractions

Textbook§1.5

## Hexadecimal Representation

- Binary can be very unwieldy when representing large values: $7748_{10}=0001111001000100_{2}$
- We can use the base-16 hexadecimal (hex) representation. Each hex digit has $16=2^{4}$ possible values and represents 4 bits.
- We can write the above binary number more compactly in base-16 as 1E44h.
- Get good at converting back and forth between bin, hex, and dec!

Decimal Binary Hex

| 0 | 0000 | 0 |
| :---: | :---: | :---: |
| 1 | 0001 | 1 |
| 2 | 0010 | 2 |
| 3 | 0011 | 3 |
| 4 | 0100 | 4 |
| 5 | 0101 | 5 |
| 6 | 0110 | 6 |
| 7 | 0111 | 7 |
| 8 | 1000 | 8 |
| 9 | 1001 | 9 |
| 10 | 1010 | A |
| 11 | 1011 | $B$ |
| 12 | 1100 | C |
| 13 | 1101 | $D$ |
| 14 | 1110 | $E$ |
| 15 | 1111 | $F$ |

## What can a computer do?

It can move data in and out of variables:

```
country = "Canada";
b = a;
```

It can operate on data:

```
b = a*12;
course = "Computer" + " Organization";
```

It can decide what to do next based on a condition:

```
if (b < 0)
    c = c+1;
else
    c = c-1;
```

Have you ever wondered how the machine executes more complex code such as:

```
for(int i=0; i<10; i ++) {
    printf("The value of i is: %d",i);
}
```

High-level languages such as C or Java provide a convenient abstraction that makes programs:

- easy to code (usability)
- easy to understand (readability)
- easy to re-use (reusability)
- easy to re-target to different machines (portability)


## How is data represented?

- All data is represented internally as binary numbers in the machine.
E.g., the number 3 is represented as 00000011.
- Text can be represented by a code that assigns each text character a number.
E.g., the ASCII code for the character "C" is 67 , which is represented as 01000011.

Remember: this too is an abstraction. Binary numbers are just a convenient way of representing voltages across capacitors.

## How about images?

- Images are 2D arrays of picture elements (pixels)
- Each pixel is represented by a set of numbers indicating the intensity of colors such as red, green and blue.



## Sound

Sound can also be represented by:

- collections of numbers representing the magnitude of audio signals sampled at regular time intervals, or
- collections of numbers describing the frequency content of the signal.



## Hardware

To process data, a computer uses digital circuits.
In ECSE 222 (Digital Logic), you learned all the basic digital circuit building blocks that you need to make a computer:

- Logical functions E.g., AND, OR, NOT, XOR
- Binary arithmetic functions E.g., Addition, shifting
- Memory
E.g., Flip-flops (registers)


## Computers are Sequential Digital Machines

Computers process sequences of input data to compute sequences of output data.

## Order matters!

This notion of time means that a computer must be a sequential circuit. Therefore it must have:

- A clock to synchronize different computer component's operations, and
- Memory to store past results.

All computers have memory. Not all computers have clocks; most do!

## Computer Programs are Sequences of Simple Operations

A program written in a high-level language must be translated to a program that consists only of the simple operations that the computer hardware can actually perform:

Reading from memory, operating on data with logical and arithmetic functions, and writing to memory.

A programming language consisting of these simple operations is called machine language.

A machine language program is made up of a list of statements called instructions.

## Machine and Assembly Language

Instructions are simple operations implemented with digital logic.

Even the most complex tasks (a self-driving car, Siri, a 3D game) are executed by programs consisting of simple instructions.

## Instruction = Data

An instruction is represented by a number, just like data.

This is a fundamental concept: both data and instructions are represented by binary numbers; both are stored in memories.

High-level language program (in C )

Assembly
language program (for ARMv8)
swap (int v[]. int k) lint temp:
temp - v[k];
temp -v[k];
$v[k]=v[k+1] ;$
$v[k+1]=t \in m p ;$
1
1:many mapping
swap:
LSL X10, X1.3
ADD X10, $\times 0, \times 10$
LDUR X9. [ $\times 10.0]$
LDUR X11, $[\times 10,8]$
STUR X11.[X10.0]
STUR X9. [X10,8]
BR X10


Binary machine 00000000101000100000000100011000
language
program
(for ARMv8)

## Where are the instructions stored?

There are two types of general-purpose architectures:

- Harvard architecture (1944) Instructions and data are stored in separate memories.
- Von Neumann architecture (1945) Instructions and data are stored in the same memory.


John von Neumann (1903-1957)

Today, most computers use the von Neumann architecture, at least as far as software is concerned.

Internally (invisible to software), Harvard architecture is almost always used, for performance reasons.

## Basic Computer Organization

Textbook§1.2, 1.3, 2.1, 2.2

## Computer System Components



## Processor

- CPU (Central Processing Unit)
- This course: only single core


## External devices

- I/O (Input/Output)
- E.g., keyboard, HDD, display

Main memory

- RAM (Random Access Memory)
- Stores program and data


## Interconnection network

- Communication medium
- Uses shared buses


# Basic Computer Organization 

Textbook§1.2, 1.3, 2.1, 2.2
Memory

## Main memory

Usually, data in a program resides in main memory. Conceptually (i.e., in software's view), each variable is allocated in main memory.

```
int z = 42; // 32 bits = 4 bytes (ARMv7-A)
short s = 11; // 16 bits = 2 bytes (ARMv7-A)
char c = 30; // 8 bits = 1 byte in C (16 bits in Java)
int arr[10]; // 10*4 bytes = 40 bytes (ARMv7-A)
```


## Memory Addresses and Content

- Computer memory is organized as a linear array of bytes.
- Each byte in the memory has its own unique address ("byte-addressable").
- The processor can read or write the content (byte value) of the memory at a given address.


## Address Space

Addresses are represented using k bits = address size.
There are $2^{k}$ addressable locations in the address space of the computer, numbered from 0 to $2^{\mathrm{k}}-1$.
E.g., a 32 -bit address space has $2^{32}=2^{30} \cdot 2^{2}=4 \mathrm{G}$ addresses.

Since each address corresponds to a location that stores a byte, the capacity of the memory is 4 GB (GigaBytes) for a 32-bit address space. How many for a 24-bit address space?

## Accessing Multiple Bytes

Most computers process data in chunks of several bytes: a word.

- A typical word size or word length is 32 bits (4 bytes).
- The word size and address size of a computer are often equal.

The memory has a mechanism to read or write multiple consecutive bytes with a single request instead of having to access bytes individually multiple times.

Data can be accessed (read or written) in chunks of multiple bytes by giving the address of the starting byte and the size of the chunk, usually one byte, 2 bytes (half word), or 4 bytes (word).

## Example: Accessing Multiple Bytes

Read the word stored starting at address $0 \times 4$.

| address | value |
| :---: | :---: |
| $0 \times 00$ | 0xD1 |
| $0 \times 01$ | $0 \times 4 \mathrm{~B}$ |
| $0 \times 02$ | $0 \times 45$ |
| $0 \times 03$ | 0xC4 |
| $0 \times 04$ | $0 \times 90$ |
| $0 \times 05$ | $0 \times 12$ |
| $0 \times 06$ | $0 \times 4 \mathrm{~F}$ |
| $0 \times 07$ | $0 \times E E$ |
| $0 \times 08$ | $0 \times 78$ |
| $0 \times 09$ | $0 \times 91$ |
| $0 \times 0 \mathrm{~A}$ | $0 \times 03$ |
| $0 \times 0 \mathrm{~B}$ | 0x70 |
| 0x0C | 0xB3 |
| 0x0D | 0xDA |
| $0 \times 0 \mathrm{E}$ | $0 \times 7 \mathrm{~F}$ |
| $0 \times 0 \mathrm{~F}$ | 0xE6 |

## Example: Accessing Multiple Bytes

Read the word stored starting at address 0x4.

| address | value |
| :---: | :---: |
| $0 \times 00$ | 0xD1 |
| $0 \times 01$ | 0x4B |
| $0 \times 02$ | 0x45 |
| 0x03 | $0 \times C 4$ |
| $0 \times 04$ | $0 \times 90$ |
| $0 \times 05$ | $0 \times 12$ |
| $0 \times 06$ | $0 \times 4 \mathrm{~F}$ |
| $0 \times 07$ | 0xEE |
| $0 \times 08$ | 0x78 |
| $0 \times 09$ | $0 \times 91$ |
| $0 \times 0 \mathrm{~A}$ | $0 \times 03$ |
| $0 \times 0 \mathrm{~B}$ | $0 \times 70$ |
| $0 \times 0 \mathrm{C}$ | 0xB3 |
| $0 \times 0 \mathrm{D}$ | 0xDA |
| $0 \times 0 \mathrm{E}$ | 0x7F |
| 0x0F | 0xE6 |


| address | value |
| :---: | :---: |
| $0 \times 00$ | 0xD1 |
| $0 \times 01$ | 0x4B |
| $0 \times 02$ | $0 \times 45$ |
| $0 \times 03$ | $0 \times C 4$ |
| $0 \times 04$ | $0 \times 90$ |
| $0 \times 05$ | 0x12 |
| $0 \times 06$ | 0x4F |
| $0 \times 07$ | 0xEE |
| $0 \times 08$ | 0x78 |
| $0 \times 09$ | 0x91 |
| $0 \times 0 \mathrm{~A}$ | 0x03 |
| $0 \times 0 \mathrm{~B}$ | 0x70 |
| $0 \times 0 \mathrm{C}$ | 0xB3 |
| 0x0D | $0 \times$ DA |
| $0 \times 0 \mathrm{E}$ | 0x7F |
| $0 \times 0 \mathrm{~F}$ | 0xE6 |

Read(0x04) =

## Example: Accessing Multiple Bytes

Read the word stored starting at address 0x4.

| address | value |
| :---: | :---: |
| $0 \times 00$ | 0xD1 |
| $0 \times 01$ | 0x4B |
| $0 \times 02$ | $0 \times 45$ |
| $0 \times 03$ | 0xC4 |
| $0 \times 04$ | 0x90 |
| $0 \times 05$ | 0x12 |
| $0 \times 06$ | $0 \times 4 \mathrm{~F}$ |
| $0 \times 07$ | 0xEE |
| $0 \times 08$ | 0x78 |
| $0 \times 09$ | 0x91 |
| $0 \times 0 \mathrm{~A}$ | $0 \times 03$ |
| $0 \times 0 \mathrm{~B}$ | $0 \times 70$ |
| 0x0C | 0xB3 |
| $0 \times 0 \mathrm{D}$ | 0xDA |
| $0 \times 0 \mathrm{E}$ | 0x7F |
| $0 \times 0 \mathrm{~F}$ | 0xE6 |


| address | value |
| :---: | :---: |
| $0 \times 00$ | 0xD1 |
| $0 \times 01$ | 0x4B |
| $0 \times 02$ | 0x45 |
| $0 \times 03$ | 0xC4 |
| $0 \times 04$ | 0x90 |
| $0 \times 05$ | 0x12 |
| $0 \times 06$ | 0x4F |
| $0 \times 07$ | 0xEE |
| $0 \times 08$ | 0x78 |
| $0 \times 09$ | $0 \times 91$ |
| $0 \times 0 \mathrm{~A}$ | $0 \times 03$ |
| $0 \times 0 \mathrm{~B}$ | $0 \times 70$ |
| $0 \times 0 \mathrm{C}$ | 0xB3 |
| 0x0D | 0xDA |
| $0 \times 0 \mathrm{E}$ | $0 \times 7 \mathrm{~F}$ |
| $0 \times 0 \mathrm{~F}$ | 0xE6 |

Read $(0 x 04)=0 x 90124 \mathrm{FE}$ ?

## Example: Accessing Multiple Bytes

Read the word stored starting at address 0x4.

| address | value |
| :---: | :---: |
| $0 \times 00$ | 0xD1 |
| $0 \times 01$ | 0x4B |
| $0 \times 02$ | $0 \times 45$ |
| $0 \times 03$ | 0xC4 |
| $0 \times 04$ | 0x90 |
| $0 \times 05$ | 0x12 |
| $0 \times 06$ | $0 \times 4 \mathrm{~F}$ |
| $0 \times 07$ | 0xEE |
| $0 \times 08$ | 0x78 |
| $0 \times 09$ | 0x91 |
| $0 \times 0 \mathrm{~A}$ | $0 \times 03$ |
| $0 \times 0 \mathrm{~B}$ | $0 \times 70$ |
| 0x0C | 0xB3 |
| $0 \times 0 \mathrm{D}$ | 0xDA |
| $0 \times 0 \mathrm{E}$ | 0x7F |
| $0 \times 0 \mathrm{~F}$ | 0xE6 |


| address | value |
| :---: | :---: |
| $0 \times 00$ | 0xD1 |
| $0 \times 01$ | 0x4B |
| $0 \times 02$ | $0 \times 45$ |
| $0 \times 03$ | $0 \times C 4$ |
| $0 \times 04$ | 0x90 |
| $0 \times 05$ | 0x12 |
| $0 \times 06$ | 0x4F |
| $0 \times 07$ | $0 \times E E$ |
| $0 \times 08$ | 0x78 |
| $0 \times 09$ | 0x91 |
| $0 \times 0 \mathrm{~A}$ | $0 \times 03$ |
| $0 \times 0 \mathrm{~B}$ | $0 \times 70$ |
| 0x0C | 0xB3 |
| 0x0D | 0xDA |
| $0 \times 0 \mathrm{E}$ | 0x7F |
| $0 \times 0 F$ | 0xE6 |

Read (0x04) $=0 \times 90124 \mathrm{FE}$ ? or 0x EE 4F 1290 ?
It depends on byte ordering.

## Byte Ordering (Endianness)

| address | $0 \times 04$ | $0 \times 05$ | 0x06 | $0 \times 07$ |
| :---: | :---: | :---: | :---: | :---: |
| value | $0 \times 90$ | $0 \times 12$ | $0 \times 4 \mathrm{~F}$ | 0xEE |

Big Endian: starts with the Most Significant Byte (Big byte).
E.g., $\operatorname{Read}(0 \times 04)=0 \times 90124 \mathrm{FEE}$

Little Endian: starts with the Least Significant Byte (Little byte).
E.g., $\operatorname{Read}(0 \times 04)=0 \times$ EE 4F 1290

Origin of the name


## Gulliver's Travels, 1726 <br> (Jonathan Swift).

## Why Little-Endian?

One of the reasons: consider the ripple carry adder:


The carry chain starts with the least significant bit. When the first byte-addressable micro-controllers and processors appeared, little-endian ordering made addition more efficient: increment addresses by 1 and feed the values into the adder from the least significant byte to the most significant one.

## Alignment

Some computers require memory accesses to start on an address that is a multiple of the chunk size in bytes:

- 32-bit words can only be accessed at address $0,4,8, \ldots$
- 16-bit half-words can only be accessed at address $0,2,4,6, \ldots$
- Bytes can be accessed at any address $0,1,2,3, \ldots$

There are multiple reasons for this, mostly due to the way the processor and memory sub-system are implemented.

An access at address addr to data of size sze is aligned if and only if:

$$
\text { addr } \bmod s z e=0
$$

ARMv7-A supports unaligned accesses, but such accesses may be slower than aligned accesses.

## Alignment

32-bit word (4-byte)
alignment

| address | value |
| :---: | :---: |
| $0 \times 00$ | 0xD1 |
| $0 \times 01$ | 0x4B |
| $0 \times 02$ | 0x45 |
| $0 \times 03$ | 0xC4 |
| 0x04 | 0x90 |
| $0 \times 05$ | $0 \times 12$ |
| $0 \times 06$ | $0 \times 4 \mathrm{~F}$ |
| $0 \times 07$ | $0 \times E E$ |
| 0x08 | 0x78 |
| $0 \times 09$ | $0 \times 91$ |
| $0 \times 0 \mathrm{~A}$ | 0x03 |
| $0 \times 0 \mathrm{~B}$ | 0x70 |
| 0x0C | 0xB3 |
| 0x0D | 0xDA |
| 0x0E | 0x7F |
| Ox0F | 0xE6 |

16-bit half-word (2-byte) alignment

| address | value |
| :---: | :---: |
| 0x00 | 0xD1 |
| $0 \times 01$ | $0 \times 4 \mathrm{~B}$ |
| 0x02 | 0x45 |
| $0 \times 03$ | $0 \times C 4$ |
| 0x04 | 0x90 |
| $0 \times 05$ | $0 \times 12$ |
| 0x06 | 0x4F |
| $0 \times 07$ | $0 \times E E$ |
| 0x08 | 0x78 |
| $0 \times 09$ | $0 \times 91$ |
| 0x0A | $0 \times 03$ |
| $0 \times 0 \mathrm{~B}$ | 0x70 |
| 0x0C | 0xB3 |
| 0x0D | $0 \times D A$ |
| 0x0E | 0x7F |
| $0 \times 0 \mathrm{~F}$ | 0xE6 |

# Basic Computer Organization 

Textbook§1.2, 1.3, 2.1, 2.2
Processor

## Processor Overview



- From the processor point's of view, everything outside is memory (including I/O).
- The processor interacts with the outside world through a memory interface.


## Processor Overview

## CPU's Control Logic

- The control logic coordinates the execution of the instructions in the datapath
- Mainly sequential logic consisting of finite state machines


## CPU's Datapath Logic

- The datapath is driven by the control logic and processes data accordingly
- Mainly combinational logic (with the exception of temporary storage) implementing instructions


## Processor Datapath



## Arithmetic and Logic Unit (ALU)

- Performs operations on data
- E.g., add, multiply, shift, and
- Also used to generate addresses for memory accesses


## Register File

- A small number of general-purpose registers used as fast temporary data storage


## Load/Store Architecture



## Load/Store architecture

Load and store are the only instructions that are allowed to access memory.

- The ALU only* reads its input data and writes its result from/to registers $\Rightarrow$ simplifies the design of the hardware
- Use special load and store instructions for transfers between registers and memory


## Load/Store Architecture



## Load/Store architecture

Load and store are the only instructions that are allowed to access memory.

- The ALU only* reads its input data and writes its result from/to registers $\Rightarrow$ simplifies the design of the hardware
- Use special load and store instructions for transfers between registers and memory
* The ALU assists with memory accesses by calculating addresses.


## CISC vs RISC architecture

## CISC = Complex Instruction Set Computer (e.g., x86)

- Instructions can be complex (e.g., reciprocal of square root)
- Instructions can access both memory and registers (e.g., add)
- Leads to more complex CPU design
- From the days before good compilers were available


## RISC = Reduced Instruction Set Computer (e.g., ARM)

- Simpler CPU design simplifies performance improvement
- Load/store architecture
- Simple arithmetic operations
- Focus of this course


## RISC Operations

Textbook§2.3

## Register Transfer Notation (RTN)

RTN allows us to specify the semantics of an instruction. Some common notation:

- Rn : content of register n
- XX : content of a specific named register, e.g., IR or PC
- Mem[a] : content of memory at address a
- $\leftarrow$ : transfer (copy).

Note: the number of bits on both sides of the arrow should be equal!
Instruction set architecture documentation, which describes the operations (i.e., software interface) of a computer, specify such operations in RTN.

## Memory Instructions

## Memory Load

Load R2, ADDRESS
Load reads (copies) four consecutive bytes (a word) from the memory starting at memory address ADDRESS and writes them as a word into register R2.

## RTN: R2 $\leftarrow \operatorname{Mem}[A D D R E S S]$

## Memory Store

Store R4, ADDRESS
Store copies the word stored in register R4 into four consecutive bytes in memory starting from address ADDRESS.

RTN: Mem[ADDRESS] $\leftarrow$ R4

## ALU Instructions

## E.g., Addition

Add R4, R2, R3
Add adds the contents of registers R2 and R3 and places their sum into register R4. The operands in R2 and R3 are not altered but the previous value in R4 is overwritten.

RTN: R4 $\leftarrow$ R2 + R3

## Sequence of Instructions

Consider a C program where a, b, c each occupy 4 bytes in memory:

```
int a = 1;
int b = 3;
int c = 7;
c = a+b;
```

The equivalent sequence of assembly instructions is:

```
Load R2, A
Load R3, B
Add R4, R2, R3
Store R4, C
```

where $A, B$, and $C$ are the addresses where the variables are stored.

## Running a program

When running the program, the machine executes each instruction sequentially, one after another (or at least appears to do so).

## Program instructions and data are both stored in memory

- Instructions are just like data, and are stored in memory
- On a typical RISC machine, all instructions are the same length (e.g., 4 bytes)
- Instructions are stored in consecutive memory addresses: e.g., 0x00, 0x04, 0x08, 0x0C

| Address | Content |
| :---: | :---: |
| 0x00 | Load R2, A |
| 0x04 | Load R3, B |
| 0x08 | Add R4, R2, R3 |
| 0x0C | Store R4, C |
|  | ... |
| (A) $0 \times 30$ | a's data |
|  | ... |
| (B) $0 \times 3 \mathrm{C}$ | b's data |
|  | ... |
| (C) $0 \times 48$ | c's data |
|  | ... |

## Program instructions and data are both stored in memory

- Instructions are just like data, and are stored in memory
- On a typical RISC machine, all instructions are the same length (e.g., 4 bytes)
- Instructions are stored in consecutive memory addresses: e.g., 0x00, 0x04, 0x08, 0x0C

| Address | Content |
| :---: | :---: |
| 0x00 | Load R2, A |
| 0×04 | Load R3, B |
| 0x08 | Add R4, R2, R3 |
| 0x0C | Store R4, C |
|  | ... |
| (A) $0 \times 30$ | a's data |
|  | ... |
| (B) $0 \times 3 \mathrm{C}$ | b's data |
|  | ... |
| (C) $0 \times 48$ | c's data |
|  | ... |

## Exercise

Given the following initial values: $a=1, b=3$ and $c=7$, what are the memory and register contents after each instruction?

## Program Counter and Instruction Register



## Program Counter (PC) <br> Holds the address of the current instruction

## Instruction Register (IR)

Holds the current instruction to execute

- First, the processor loads (fetches) the instruction pointed to by the PC from memory and stores it in the IR.
- The instruction in the IR is then decoded, and the processor executes it.
- Finally, the PC is updated; usually PC is incremented by the instruction size.


## Executing Instructions, Step by Step

| 0x00 | ... |
| :---: | :---: |
|  | 0xe5902030 (Load R2, A) |
| 0×04 | 0xe590303c (Load R3, B) |
| 0×08 | 0xe0824003 (Add R4, R2, R3) |
| 0×0C | 0xe5804048 (Store R4, C) |
|  | ... |
| $0 \times 30$ | 0x00000001 (a's data) |
|  | ... |
| 0×3C | 0x00000003 (b's data) |
| 0x48 | ... |
|  | 0x00000007 (c's data) |
|  | ... |

$$
\text { 1. } P C \Leftarrow 0 \times 00000000
$$

| Registers |  |
| :--- | :--- |
| PC | $0 \times 00000000$ |
| IR | $?$ |
| R2 | $?$ |
| R3 | $?$ |
| R4 | $?$ |

## Executing Instructions, Step by Step

| 0x00 | ... |
| :---: | :---: |
|  | 0xe5902030 (Load R2, A) |
| 0×04 | 0xe590303c (Load R3, B) |
| 0×08 | 0xe0824003 (Add R4, R2, R3) |
| 0×0C | 0xe5804048 (Store R4, C) |
|  | ... |
| $0 \times 30$ | $0 \times 00000001$ (a's data) |
|  | ... |
| 0x3C | 0x00000003 (b's data) |
| 0x48 | $\ldots$ |
|  | 0x00000007 (c's data) |
|  | ... |

$$
\begin{aligned}
& \text { 1. } P C \Leftarrow 0 x 00000000 \\
& \text { 2. fetch: } I R \Leftarrow \text { MEM }[P C]=0 x e 5902030
\end{aligned}
$$

## Executing Instructions, Step by Step

|  | $\ldots$ |
| :---: | :---: |
| 0×00 | 0xe5902030 (Load R2, A) |
| 0×04 | 0xe590303c (Load R3, B) |
| 0×08 | Oxe0824003 (Add R4, R2, R3) |
| 0x0C | 0xe5804048 (Store R4, C) |
|  | $\ldots$ |
| 0×30 | $0 \times 00000001$ (a's data) |
|  | $\ldots$ |
| 0x3C | 0x00000003 (b's data) |
|  | ... |
| 0x48 | 0x000000007 (c's data) |
|  | $\cdots$ |

```
1. PC}\Leftarrow0x0000000
2. fetch: IR }\Leftarrow\mathrm{ MEM[PC] = 0xe5902030
3. decode: Load R2, A
```

1. $P C \Leftarrow 0 x 00000000$
2. fetch: IR $\Leftarrow$ MEM[PC] = $0 x e 5902030$
3. decode: Load R2, A

## Executing Instructions, Step by Step



```
1. \(P C \Leftarrow 0 x 00000000\)
2. fetch: \(I R \Leftarrow \operatorname{MEM}[P C]=0 x e 5902030\)
3. decode: Load R2, A
4. execute: \(\mathrm{R} 2 \Leftarrow \operatorname{MEM}[A]=0 \times 00000001\)
```


## Executing Instructions, Step by Step



1. $P C \Leftarrow 0 x 00000000$
2. fetch: $I R \Leftarrow$ MEM $[P C]=0 x e 5902030$
3. decode: Load R2, A
4. execute: $\mathrm{R} 2 \Leftarrow \operatorname{MEM}[A]=0 \times 00000001$
5. $P C \Leftarrow P C+4=0 x 00000004$

## Executing Instructions, Step by Step



1. $P C \Leftarrow 0 x 00000000$
2. fetch: $I R \Leftarrow \operatorname{MEM}[P C]=0 x e 5902030$
3. decode: Load R2, A
4. execute: $\mathrm{R} 2 \Leftarrow \operatorname{MEM}[A]=0 \times 00000001$
5. $P C \Leftarrow P C+4=0 \times 00000004$
6. fetch: $\operatorname{IR} \Leftarrow$ MEM $[P C]=0 x e 590303 c$

## Executing Instructions, Step by Step



```
1. PC}\Leftarrow0x0000000
2. fetch: IR }\Leftarrow\mathrm{ MEM[PC] = 0xe5902030
3. decode: Load R2, A
4. execute: R2 \LeftarrowMEM[A] = 0x00000001
5. PC \LeftarrowPC+4 = 0x00000004
6. fetch: IR }\Leftarrow\mathrm{ MEM[PC] = 0xe590303c
7. decode: Load R3, B
```


## Executing Instructions, Step by Step



> 1. $P C \Leftarrow 0 x 00000000$
> 2. fetch: $I R \Leftarrow \operatorname{MEM}[P C]=0 x e 5902030$
> 3. decode: Load R2, A
> 4. execute: $\mathrm{R} 2 \Leftarrow \operatorname{MEM}[\mathrm{~A}]=0 \times 00000001$
> 5. $P C \Leftarrow P C+4=0 x 00000004$
> 6. fetch: IR $\Leftarrow$ MEM $[P C]=0 x e 590303 c$
> 7. decode: Load R3, B
> 8. execute: R3 $\Leftarrow$ MEM $[B]=0 \times 00000003$

## Executing Instructions, Step by Step



$$
\begin{array}{ll}
\text { Registers } \\
\begin{array}{ll}
\text { PC } & 0 \times 00000008 \\
\text { IR } & 0 \times e 590303 \mathrm{c} \\
\text { R2 } & 0 \times 00000001 \\
\text { R3 } & 0 \times 00000003 \\
\text { R4 } & ?
\end{array}
\end{array}
$$

1. $P C \Leftarrow 0 x 00000000$
2. fetch: $I R \Leftarrow \operatorname{MEM}[P C]=0 x e 5902030$
3. decode: Load R2, $A$
4. execute: $\mathrm{R} 2 \Leftarrow \operatorname{MEM}[\mathrm{~A}]=0 \times 00000001$
5. $P C \Leftarrow P C+4=0 \times 00000004$
6. fetch: IR $\Leftarrow$ MEM $[P C]=0 x e 590303 c$
7. decode: Load R3, B
8. execute: R3 $\Leftarrow$ MEM[B] $=0 x 00000003$
9. $P C \Leftarrow P C+4=0 \times 00000008$

## Executing Instructions, Step by Step



1. $P C \Leftarrow 0 x 00000000$
2. fetch: $I R \Leftarrow$ MEM $[P C]=0 x e 5902030$
3. decode: Load R2, $A$
4. execute: $\mathrm{R} 2 \Leftarrow \operatorname{MEM}[\mathrm{~A}]=0 \times 00000001$
5. $P C \Leftarrow P C+4=0 \times 00000004$
6. fetch: IR $\Leftarrow$ MEM $[P C]=0 x e 590303 c$
7. decode: Load R3, B
8. execute: R3 $\Leftarrow$ MEM [B] $=0 x 00000003$
9. $P C \Leftarrow P C+4=0 \times 00000008$
10. fetch: $\operatorname{IR} \Leftarrow$ MEM[PC] $=0 x e 0824003$

## Executing Instructions, Step by Step



## Registers

$\begin{array}{ll}\text { PC } & 0 \times 00000008 \\ \text { IR } & 0 \times 0824003 \\ \text { R2 } & 0 \times 00000001 \\ \text { R3 } & 0 \times 00000003 \\ \text { R4 } & ?\end{array}$

1. $P C \Leftarrow 0 x 00000000$
2. fetch: $I R \Leftarrow \operatorname{MEM}[P C]=0 x e 5902030$
3. decode: Load R2, $A$
4. execute: $\mathrm{R} 2 \Leftarrow \operatorname{MEM}[\mathrm{~A}]=0 \times 00000001$
5. $P C \Leftarrow P C+4=0 \times 00000004$
6. fetch: IR $\Leftarrow$ MEM $[P C]=0 x e 590303 c$
7. decode: Load R3, B
8. execute: R3 $\Leftarrow$ MEM[B] $=0 x 00000003$
9. $P C \Leftarrow P C+4=0 \times 00000008$
10. fetch: IR $\Leftarrow$ MEM[PC] $=0 x e 0824003$
11. decode: Add R4, R2, R3

## Executing Instructions, Step by Step



## Registers

$\begin{array}{cc}\text { PC } & 0 \times 00000008 \\ \text { IR } & \text { 0xe0824003 } \\ \text { R2 } & 0 \times 00000001 \\ \text { R3 } & 0 \times 00000003 \\ \text { R4 } & 0 \times 00000004\end{array}$

1. $P C \Leftarrow 0 x 00000000$
2. fetch: $I R \Leftarrow$ MEM $[P C]=0 x e 5902030$
3. decode: Load R2, $A$
4. execute: $\mathrm{R} 2 \Leftarrow \operatorname{MEM}[\mathrm{~A}]=0 \times 00000001$
5. $P C \Leftarrow P C+4=0 \times 00000004$
6. fetch: IR $\Leftarrow$ MEM $[P C]=0 x e 590303 c$
7. decode: Load R3, B
8. execute: R3 $\Leftarrow$ MEM [B] $=0 x 00000003$
9. $P C \Leftarrow P C+4=0 \times 00000008$
10. fetch: IR $\Leftarrow$ MEM[PC] $=0 x e 0824003$
11. decode: Add R4, R2, R3
12. execute: $\mathrm{R} 4 \Leftarrow \mathrm{R} 2+\mathrm{R} 3=0 \times 00000004$

## Executing Instructions, Step by Step



## Registers

| PC | Ox0000000C |
| :---: | :---: |
| IR | $0 \times 0824003$ |
| R2 | $0 \times 00000001$ |
| R3 | $0 \times 00000003$ |
| R4 | $0 \times 00000004$ |

1. $P C \Leftarrow 0 x 00000000$
2. fetch: $I R \Leftarrow$ MEM $[P C]=0 x e 5902030$
3. decode: Load R2, $A$
4. execute: $\mathrm{R} 2 \Leftarrow \operatorname{MEM}[\mathrm{~A}]=0 \times 00000001$
5. $P C \Leftarrow P C+4=0 \times 00000004$
6. fetch: IR $\Leftarrow$ MEM $[P C]=0 x e 590303 c$
7. decode: Load R3, B
8. execute: R3 $\Leftarrow$ MEM [B] $=0 x 00000003$
9. $P C \Leftarrow P C+4=0 \times 00000008$
10. fetch: IR $\Leftarrow$ MEM[PC] $=0 x e 0824003$
11. decode: Add R4, R2, R3
12. execute: $\mathrm{R} 4 \Leftarrow \mathrm{R} 2+\mathrm{R} 3=0 \times 00000004$
13. $P C \Leftarrow P C+4=0 \times 0000000 C$

## Executing Instructions, Step by Step



## Registers

$\begin{array}{cc}\text { PC } & \text { Ox0000000C } \\ \text { IR } & 0 \times 55804048 \\ \text { R2 } & 0 \times 00000001 \\ \text { R3 } & 0 \times 00000003 \\ \text { R4 } & 0 \times 00000004\end{array}$

1. $P C \Leftarrow 0 x 00000000$
2. fetch: $I R \Leftarrow$ MEM $[P C]=0 x e 5902030$
3. decode: Load R2, $A$
4. execute: $\mathrm{R} 2 \Leftarrow \operatorname{MEM}[\mathrm{~A}]=0 \times 00000001$
5. $P C \Leftarrow P C+4=0 \times 00000004$
6. fetch: IR $\Leftarrow$ MEM $[P C]=0 x e 590303 c$
7. decode: Load R3, B
8. execute: R3 $\Leftarrow$ MEM [B] $=0 x 00000003$
9. $P C \Leftarrow P C+4=0 \times 00000008$
10. fetch: IR $\Leftarrow$ MEM[PC] $=0 x e 0824003$
11. decode: Add R4, R2, R3
12. execute: $\mathrm{R} 4 \Leftarrow \mathrm{R} 2+\mathrm{R} 3=0 \times 00000004$
13. $P C \Leftarrow P C+4=0 \times 0000000 C$
14. fetch: $\operatorname{IR} \Leftarrow \operatorname{MEM}[P C]=0 x e 5804048$

## Executing Instructions, Step by Step



## Registers

$\begin{array}{cc}\text { PC } & \text { Ox0000000C } \\ \text { IR } & 0 \times 5804048 \\ \text { R2 } & 0 \times 00000001 \\ \text { R3 } & 0 \times 00000003 \\ \text { R4 } & 0 \times 00000004\end{array}$

1. $P C \Leftarrow 0 x 00000000$
2. fetch: $I R \Leftarrow$ MEM $[P C]=0 x e 5902030$
3. decode: Load R2, $A$
4. execute: $\mathrm{R} 2 \Leftarrow \operatorname{MEM}[\mathrm{~A}]=0 \times 00000001$
5. $P C \Leftarrow P C+4=0 \times 00000004$
6. fetch: IR $\Leftarrow$ MEM $[P C]=0 x e 590303 c$
7. decode: Load R3, B
8. execute: R3 $\Leftarrow$ MEM [B] $=0 x 00000003$
9. $P C \Leftarrow P C+4=0 \times 00000008$
10. fetch: IR $\Leftarrow$ MEM[PC] $=0 x e 0824003$
11. decode: Add R4, R2, R3
12. execute: $\mathrm{R} 4 \Leftarrow \mathrm{R} 2+\mathrm{R} 3=0 \times 00000004$
13. $P C \Leftarrow P C+4=0 \times 0000000 C$
14. fetch: $\operatorname{IR} \Leftarrow$ MEM[PC] $=0 x e 5804048$
15. decode: Store R4, C

## Executing Instructions, Step by Step



## Registers

$\begin{array}{cc}\text { PC } & \text { Ox0000000C } \\ \text { IR } & \text { Oxe5804048 } \\ \text { R2 } & 0 \times 00000001 \\ \text { R3 } & 0 \times 00000003 \\ \text { R4 } & 0 \times 00000004\end{array}$

1. $P C \Leftarrow 0 \times 00000000$
2. fetch: $I R \Leftarrow$ MEM $[P C]=0 x e 5902030$
3. decode: Load R2, A
4. execute: $\mathrm{R} 2 \Leftarrow \operatorname{MEM}[\mathrm{~A}]=0 \times 00000001$
5. $P C \Leftarrow P C+4=0 x 00000004$
6. fetch: IR $\Leftarrow$ MEM $[P C]=0 x e 590303 c$
7. decode: Load R3, B
8. execute: R3 $\Leftarrow$ MEM $[B]=0 x 00000003$
9. $P C \Leftarrow P C+4=0 \times 00000008$
10. fetch: IR $\Leftarrow$ MEM[PC] $=0 x e 0824003$
11. decode: Add R4, R2, R3
12. execute: $\mathrm{R} 4 \Leftarrow \mathrm{R} 2+\mathrm{R} 3=0 \times 00000004$
13. $P C \Leftarrow P C+4=0 \times 0000000 C$
14. fetch: IR $\Leftarrow$ MEM $[P C]=0 x e 5804048$
15. decode: Store R4, C
16. execute: $\operatorname{MEM}[C] \Leftarrow R 4=0 x 00000004$

## Branching

What if we want to change what code we execute based on program conditions?

$$
\begin{aligned}
& \text { if } \quad(a>0) \\
& b=7 ; \\
& \text { else } \\
& \quad b=13 ;
\end{aligned}
$$

The machine usually increments the PC by 4 after each instruction. We need a generic mechanism to change the PC.

## Branch Instructions

- Conditional branch: Changes the PC to a specific address if a condition is true.
- Unconditional branch: Always changes the PC to a specific address.

C code

```
if (a>0)
    b = 7;
else
    b = 13;
```

Assembly code


- $B=$ Branch
- BLE = Branch if Lesser or Equal (to zero) (Other variants: BEQ, BNE, BLT, BGT, BLE, BGE)


## Assembly Labels

Using explicit addresses is cumbersome when writing assembly.

- Addresses of instructions are likely to change when editing a program!

Solution: use assembly labels which associate an address with a name.


Assuming the first instruction is at address $0 \times 00$ :

- ELSE = 0x10
- END $=0 \times 18$


## Loops

How does the machine execute loops?

```
int sum = 0;
int i = 0;
while (i-10 < 0) {
    sum = sum+i;
    i = i +1;
}
```

Again, use branch instructions:


## More Loops and Conditions

- What about other loop constructs?
-What about other conditions?

```
int sum = 0;
for (int i=0; i< 10; i + +)
    sum = sum+i;
```


## Convert to known constructs/comparisons:

- turn loops into equivalent while loops
- turn conditions into comparison with zero

Equivalent while loop with comparison with zero:

```
int sum = 0;
int i = 0;
while (i-10<0) {
    sum = sum+i;
    i = i +1;
}
```


## Conclusion

This set of lectures has:

- Introduced computers and their history
- Looked at basic abstractions (e.g., data, instructions)
- Looked at the memory and processor abstractions
- Introduced basic RISC operations

The next set will:

- Present the internals of a RISC processor.

